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Abstract—In this work a high throughput method
for generating high quality Pseudo-Random Numbers
using the bitslicing technique is proposed. In such
technique, instead of the conventional row-major data
representation, column-major data representation is
employed which allows the bitsliced implementation to
take full advantage of all the available datapath of the
hardware platform. By employing this data represen-
tation as building blocks of algorithms, we showcase
the capability and scalability of our proposed method
in variety of PRNG methods in category of block and
stream ciphers. While demonstrating the suitability
of stream-ciphers for high throughput PRNG, as an
example, we implement and investigate a bitsliced
MICKEY 2.0 PRNG by altering the paradigm of in-
ternal functions and data structure. The LFSR-based
(Linear Feedback Shift Register) nature of the PRNG
in our implementation perfectly suits the GPU’s many-
core structure due to its register oriented architecture
and allows the usage of bitslicing technique to further
improving the performance. In our SIMD vectorized
fully parallel GPU implementation, each GPU thread
is capable of generating a remarkable number of 32
pseudo-random bits in each LFSR clock cycle. We then
compare our implementation with some of the most sig-
nificant PRNGs that display a satisfactory performance
in both throughput and randomness criteria. The pro-
posed implementation successfully passes the NIST
test for statistical randomness and bit-wise correlation
criteria. To the best of authors’ best knowledge, our
method outperforms the current best implementations
in the literature for computer-based PRNG and the
optical solutions in terms of performance and perfor-
mance per cost, while maintaining an acceptable mea-
sure of randomness. Our highest performance among
all of the implemented CPRNGs with the proposed
method is achieved by the MICKEY 2.0 algorithm
which shows 1.9x improvement over the state of the
art NVIDIA’s proprietary high-performance PRNG,
cuRAND library, achieving 1.6 Tb/s of throughput on
the affordable NVIDIA GTX 980 Ti.
Institute for Research in Fundamental Sciences
Index Terms—PRNG, Cryptography, High-
performance, CUDA, cuRAND, Stream cipher,
Bitslicing
I. Introduction
The emergence of cost-effective, high-performance par-
allel platforms such as Graphical Processing Units (GPU)
and their programmability have allowed researchers across
various fields of science and engineering to utilize the spe-
cialized processing capability of GPUs to accelerate their
computationally demanding applications. GPUs’ process-
ing power has been fully leveraged for implementation of
machine learning algorithms [1, 2], medical image process-
ing [3], and many other applications.
Recently, the high-performance execution on GPU has
attracted the attention of many researchers to adapt
cryptography problems for execution on massively-parallel
GPU platforms [4, 5]. One problem which is the particular
concern of this paper, is the high-throughput genera-
tion of sequences of pseudo-random numbers. The high-
performance random number generation with an accept-
able criterion of randomness is a vital necessity in many
computer science disciplines, including stochastic comput-
ing [6], stochastic simulation, i.e. Monte Carlo simulation
[7], and cryptography [8].
The acceptable criteria for quality of randomness varies
across different fields demanding the random number se-
quence. Perhaps one of the most rigor fields holding very
high standards for the randomness is cryptography. In
order to showcase the randomness quality our proposed
method and namely, our sample implementations are capa-
ble of delivering, we employ the criteria used for cryptog-
raphy purposes. The underlying pseudo-random number
generator process, apart from statistical randomness, must
accompany other security assurances that vary based on
the intended application. The Cryptographically Secure
Pseudo-random Number Generator (CSPRNG) processes
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work based on increasing the entropy of the output se-
quences which makes the output sequence to be indistin-
guishable from uniformly random bit sequences. Moreover,
the unpredictability of next-bit must be further guaran-
teed. Here, we intend to apply the bitslicing technique in
the software implementation of CSPRNG processes.
In the bitslicing technique, by altering the representa-
tion of the input data and computations, we strive to first,
increase the utilization of the computation units, and sec-
ond, reduce the required operations from costly operations
to hardware-friendly basic bit-level operations, such as
XOR, AND, and OR operations. With the incorporation
of the bitslicing technique in our implementations, we can
achieve highly-parallel, vectorized execution in the SIMD
manner. [9] has proposed the successful utilization of the
bitslicing technique in the implementation of the Data En-
cryption Standard (DES) on a 64-bit processor, where the
processor is viewed as an SIMD processing unit. In [9], by
introducing the bitslicing technique in the implementation
of the DES, the 64-bit CPU can be perceived as 64 1-
bit CPUs that process 64 chunks of data, simultaneously.
In [5], the authors have proposed the high-throughput
implementation of the bitsliced DES exhaustive key search
cryptanalysis technique on programmable GPU platforms.
Although, the bitslicing technique has been utilized for
cryptanalysis and fast implementation of crypto systems,
it has not been used for CPRNGs. A fast, high perfor-
mance, and reliable CPRNG usually fails to satisfy the
criteria in some applications due its complexity compared
to regular PRNGs. Here, we would like to improve this
drawback for the CPRNGs by incorporating bitslicing
technique and by altering the cryptographich algorithms
where performance is improved and the security criteria
are maintained. A characteristic of the software imple-
mentation of LFSR-based PRNGs is the intrinsic need
for repetitive, costly bit-level shift and mask operations.
By proposing the bitslicing technique and changing the
data and computation representation, we have successfully
transformed the aforesaid costly bit-level shift and mask
operations to more efficient register swapping techniques.
As our main contribution, in this paper we provide
a comprehensive study on implementation of PRNGs
on GPUs by utilizing the bitslicing technique. In order
to showcase the the scalability of our proposed method
and demonstration of suitability cryptosystem for our
purpose, we employ multiple stream and block ciphers,
some of which has not been studied before with bitslicing
technique. We demonstrate that under the proper choice
of the suitable algorithm and by conveniently applying
the required necessary step which include steps to ap-
ply transformations to functional building blocks and
data structures, our proposed method exhibits significant
performance in terms of raw computational throughput,
throughput per computational power of the device under
utilization and also reliability and quality of the generated
random numbers by putting it under the NIST test.
On top of it all, we present an PSRNG implementation
based on Mickey 2. stream cipher that to the best of our
knowledge, outperforms all the available implementations
of PRNG in terms of performance. In our GPU implemen-
tation, our version of Mickey 2 outperforms the Nvidia’s
proprietary cuRAND, random number generator, by 1.9
X, despite of its complexity in the algorithm itself. To
showcase the true capability of the bitslicing technique in
software implementation of PRNGs, we have used multiple
Nvidia GPUs and performance monitoring and evaluation
tools.
The rest of this paper is as follows: In section II, we
will introduce a detailed background on the PRNGs,
Linear Feedback Shift Registers (LFSR), and some crypto-
systems which are employed in our proposed method such
as Mickey 2.0. Section III discusses the related efforts
to PRNG and RNG implementations. Section IV gives
our proposed methodology and elaborates on the incor-
poration of the bitslicing technique in our implementation
along with an examples in different application. Section V,
gives the evaluation results achieved from the performance
and correctness of our proposed methodology on multiple
GPUs. Section VI concludes the paper and discusses future
works.
II. Background
In this section, we will thoroughly give a background on
the random number generation literature, the bitslicing
technique and related concepts such as linear-feedback
shift register (LFSR) and the underlying mechanisms of
employed algorithms for pseudo-random number genera-
tion.
A. Random Number Generation
Truly random number generator processes are set to
be non-deterministic, a condition under which the gener-
ated random sequence can not be determined in advance.
Truly random number sequences can be generated from
sampling of truly random sequences such as physical
truly random phenomenon, including Thermal Noise [10],
Electrical Noise [11], and Laser or Optical mechanisms
[12]. However, such random number generators that use
physical phenomenon are costly. Also, the unavailability
of the required apparatus limits the scope of the usage
for general applications. Although, such random sequences
can be stored for later use which also limits the availability
and security in certain applications.
The aforementioned issues of cost and availability lead
to the use of digital computers in the generation of ran-
dom numbers. Pseudo-random number generators are not
truly random processes which roots from the deterministic
essence of digital computers but are specifically designed
to meet certain criteria of randomness in their generated
sequences. One of the first PRNG methods that uses a
random seed and relies on the randomness of the seed for
the generation of reproducible random sequences is the
Middle Square Method (MSM) [13]. With truly random
seeds, PRNGs can generate random sequences until the
seed is repeated and the sequence repeats in the output.
The size of the initial seed indicates the size of the gener-
ated random sequence before the repeat in the generated
sequence.
One feature of PRNG processes is that with the use
of the same seed, the generated random sequence can
be reproduced which can be exploited in some scenarios
such as end-to-end communications. On the other hand,
it would also be computationally infeasible to find the
random input seed that the PRNG process is using to
generate the pseudo-random sequence by exhaustively
searching the seed space with a part of the sequence, to
find and predict the next-bit of the sequence. To ensure
this, the size of the seed must be set to a large enough.
B. Linear Feedback Shift Registers
Based on the mathematical foundation of cyclic codes
over finite field of GF (2), the Linear Feedback shift reg-
isters have been employed both in software and hardware
for a wide range of applications including transmission
error checks [14], high-performance counters and of course
pseudo-random number generators. In LFSR, the feed-
back tabs which determine the next state of the system
if combined linearly could directly impact the input of
the system when the register is shifted at each clock-
cycle. Figure 1 demonstrates a basic representation of a
single n-bit LFSR. The arrangements of the tabs could be
represented by a polynomial referred to as the feedback
polynomial.
Fig. 1: A basic n-bit Linear Feedback Shift Register
For a simple n-bit LFSR, the coefficients, the operations
defined over GF (2), and the reciprocal characteristic poly-
nomial could be represented as is in Equation 1:
p(x) =
n−1∑
i=0
aix
i; ai, x ∈ GF (2)
a0, an−1 = 1
(1)
Also, it is worth noting that in many applications, in
order to maximize the LFSR period length (i.e. 2n− 1), a
primitive polynomial is chosen as the tapping coefficients
for the LFSR.
C. Stream Cipher and Block Ciphers
As already mentioned, cryptographic properties of block
and stream ciphers are known to be suitable to generate
high quality pseudo random numbers. Among all of various
and different proposed stream and block cipher algorithms,
here we investigate the two stream and a block cipher
which are to be implemented in the bitsliced represen-
tation. Some of these ciphers are specifically designed
for efficient hardware implementation while guaranteeing
acceptable level of security. The ECRYPT Stream Cipher
Project (eSTREAM) Profile 2 stream ciphers are partic-
ularly suitable for hardware applications with restricted
resources such as limited storage, gate count, or power
consumption [15]. We recommend using stream ciphers
instead of block ciphers for fast and high performance
implementations due to their lightweights architecture.
As will be shown in evaluation section, the Mickey 2.0
algorithm shows more promising results compared to block
ciphers such as AES.
1) MICKEY 2.0 Stream Cipher: MICKEY 2.0 or Mu-
tual Irregular Clocking KEYstream generator is the sec-
ond generation stream cipher of the MICKEY family
by Babbage and Dodd [16]. Armed with the fact that
the MICKEY 2.0 algorithm is inherently light-weight in
hardware implementation, its feedback shift register based
architecture can be easily implemented with our proposed
bitslicing technique.
The state machine of the algorithm consists of two 100-
bit shift registers, one linear and one non-linear, both
clocked irregularly under the control of each other.
It is stated that each key can be used with up to 240
different IVs of the same length, and that 240 keystreams
can be generated from each key/IV pair. Figure 2 shows
the Galois-based structure of the MICKEY 2.0 algorithm.
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Fig. 2: Illustration of Mickey 2.0 Stream Cipher Algorithm
The MICKEY 2.0 designers have also specified a scaled-
up version of the cipher called MICKEY-128 2.0, which
employs a 128-bit key and an initialization vector of up to
128 bits. It is stated in the specification that the irregular
clocking mechanism makes the parallel implementation
somehow not so straightforward. However, as will be thor-
oughly investigated later, our proposed bitsliced algorithm
utilizes a fully parallel implementation of MIKCEY. Fur-
thermore, it has been noted by Gierlichs et al. [17], that
straightforward implementations of the MICKEY ciphers
are likely to be susceptible to timing or power analysis
attacks. However, the system could be immunized by
software techniques like masking, making these attacks
significantly ineffective. Otherwise, there have been no
known cryptanalytic advances against MICKEY 2.0 or
MICKEY-128 2.0 after its publication in eSTREAM.[18]
2) Advance Encryption Standard: Advanced Encryp-
tion Standard also known as AES is the the most famous
and used block cipher in communication today. After
five years of competition and standardization, National
Institute of Standards and Technology (NIST) selected
Rijndael block cipher to supersedes Data Encryption Stan-
dard (DES) in 2001 as AES [19]. NIST AES specification
of AES introduces three versions of Rijndael cipher with
10, 12, and 14 rounds of ciphering with 128, 192, and 256
bits of keys, respectively. The AES algorithm is consist
of three major building blocks and is processed in byte
granularity in extended Galois Field of GF (28). The state
matrix of 16 bytes in a 4×4 matrix is constructed each step
is iterated in AES. S-box or the substitute byte is the only
non-linear part of the AES which is a simple substitutions
table and responsible for a non-linearity in the cipher. The
S-box is usually implemented by look-up table in memory
in software and hardware implementations. However, for
our proposed method, the S-box is efficiently implemented
by bit-level gates. The Mix-Column and Shift-rows boxes
are responsible for diffusion of the data in cipher. The Mix-
Column is a Galois-based Matrix Multiplication step and
the Shift-Row is a simple linear byte swapping in the rows
of the state matrix. Our proposed method for PRNG in
the AES is based on the CTR (Counter Mode) algorithms
discussed in [20].
3) Grain Stream Cipher: Grain is also a winner of
eSTREAM portfolio for Profile 2, specifically designed for
restricted hardware environments. The Grain developed
by Hell et al. [21], is constructed by two 80 bits Linear
and Non-Linear Feedback Shift Registers (NFSR) which
are shifted together at each clock-cycle. The NFSR is
controlled by a feed-back function of itself and LFSR
output. Similarly, the LFSR is also controlled by feedback
function. The cipher is normally initialized with 80-bit
key and a 64-bit Initial Vector(IV) which is directly fed
into the NFSR and LFSR respectively at the beginning.
The specification recommends a 160 clocks of initializa-
tion before the key stream generation. The light-weighted
architecture of the Grain structure couple with the shift-
registers used in this algorithm, makes it a great nominees
for the bit-sliced implementation. A high level demonstra-
tion of Grain stream Cipher is given in Figure 3.
LFSRNFSR
h(x)
f(x)g(x)
Output bit
Fig. 3: Illustration of Grain Stream Cipher Algorithm
III. Related Efforts
Random number generation has been a topic of interest
for researchers and developers for decades. Numerous
theoretical and practical studies have investigated the
complexity of generating high quality random numbers
and evaluating them [22, 23]. Making use of parallel
platforms for acceleration of RNGs has also been a matter
of consideration in the literature [24]. Staring around the
2000’s, the emergence of general-purpose computing on
graphics processing units has opened new horizons for
high-performance generation of random numbers. In 2006,
M Sussman et al. published one of the first works utilizing
the power of GPGPU on the subject of RNG [25]. In the
years to follow, many researchers and developers reported
successful implementations of PRNGs with increase in
performance on parallel platforms, achieving remarkable
speedups over the CPU platforms of their time and out-
performing similar efforts [26]. In the subject of high-
performance parallel PRNG, the performance of Nvidia’s
proprietary PRNG cuRAND library [27] has always been
a forceful competition, still in some cases researchers have
reported their work excelling the performance of the cu-
RAND of their time [28]. Compared to the most significant
recent efforts on pseudo-random number generation on
GPU [29, 30], the cuRAND library seems to remain the
major dominating player in the field with performances
brighter than competitors in terms of both throughput
and throughput per processing power of the device under
utilization.
Regardless of all the performance advancements in the
HPC community, there have always been skepticism and
critical opinions regarding arithmetic methods for gen-
erating random numbers. Highly favored from physics
academic community [31] quote by Von Neumann stating
“Anyone who considers arithmetical methods of producing
random digits is, of course, in a state of sin” [13] is
famously cited to designate the difference between natures
of generated random numbers by physical and compu-
tational methods. Although, not truly random numbers
by definition, computationally generated random numbers
have gained serious attention in recent years due to their
accessibility, affordability, and their ability of employment
in high-performance platforms thanks to the development
in parallel hardware devices. Theoretical and practical
methods regarding generation and evaluation of compu-
tationally generated random numbers have advanced so
far that allows these arithmetically generated random
numbers to be securely utilized in sensitive applications
like cryptography.
It is worth noting that the quality of random numbers
is dependent on its target user and application domain
[22]. Trivial computer games and sensitive cryptographic
applications have different requirements and criteria for
measurement of how “good” a random number is. There-
fore to ensure that the randomness properties of a se-
quence is satisfactory for a certain application, the mea-
surement of the quality of the generated sequence is of
high significance. Consequently, efforts have been made
to develop procedures and tools capable of evaluating
the desirable statistical properties of a given random
sequence [32]. NIST SP 800-22 [18] is a statistical test suite
from the national institute of standards and technology
(NIST) designed to probe RNGs for both statistical and
cryptographical properties, ensuring the qualification of
the passing RNG for its target usage in cryptographic
applications.
Taking advantage of the GPU platform in generation
of random numbers in comparison to the physical and the
optical methods [12, 33, 34], other hardware platforms [35]
such as FPGA [36] and CPU [37] enables the users to strike
a balance between the quality of randomness, flexibility,
obtainability, affordability, performance, and outstanding
performance per cost metrics.
TABLE I: Priviously proposed PRNG Implementaions on GPU
Ref Year GPU GPU’s GFLOPS Method Method’s Gbps Normalized (Gbps/GFLOPS)
[38] 2008 8800 GTX 345.6 RapidMind 26 0.0752314814814815
[39] 2008 7800 GTX 20.6 CA-PRNG 0.41 0.0199029126213592
[40] 2009 T10P 622.1 ParkMiller 35 0.0562610512779296
[26] 2010 S1070 2488.3 N/A 4.98 0.00200136639472732
[28] 2011 GTX 480 1344.96 xorgensGP 527.5 0.392204972638591
[41] 2013 GTX 480 1344.96 GASPRNG 37.4 0.0278075184392101
Unfortunately, current methods of random number gen-
eration on GPU do not take full advantage of this hard-
ware platform. Latest efforts on CSPRNG on high-end
GPUs perform poorly in utilizing the massive paralleliza-
tion capabilities of GPU in order to reach high generation
performances [30]. Table I represents claimed performance
of some of the related efforts along with the process-
ing power of the GPU on which they could reach their
peak performance. Also, to establish a fair platform for
comparison, peak performance achieved by each method
was normalized to the processing power of their employed
device and reported as well. The performance achieved
by the state of the art RNGs such as Nvidia’s propri-
etary cuRAND library still does not fully exhibit the full
potential of modern GPUs. We show this performance
can be further enhanced while maintaining a reasonable
cryptographically properties via applying the bitslicing
approach to the implementation of GPU-based CSPRNGs.
IV. Proposed Method
In this section, we propose the implementation of the
bitslicing software technique for high-throughput crypto-
graphically safe pseudo-random generation which is based
on cryptographic algorithms. The approach of column-
major bitsliced data representation scheme is firstly in-
troduced and thoroughly discussed and their advantages
compared to the na¨ıve implementation are explained. Af-
terward, by incorporating the bitslicing technique into the
implementation of our work, a high-throughput algorithm
for LFSR architecture is presented and then, as another
application a cyclic redundancy check (CRC) using the
proposed architecture is described. The implementation of
parallel MICKEY algorithm as an example for bitsliced
stream ciphers is presented for Random Bit Generation
(RBG). Finally, further GPU optimization techniques used
in our implementations are discussed. It it also worthy to
mention that we have implemented the bitsliced version
of three cryptosystems, namely AES, MICKEY 2, and
Grain algorithms as CPRNGs to show the extensiveness
of the proposed method. However, here only the alteration
MICKEY 2 algorithm is described as an example.
A. Bitsliced SIMD Vectorization and Data Representation
Bitslicing technique was employed by Biham [9] for
implementation of cryptographic algorithms. At the time,
the technique was able to speedup the previous imple-
mentations of the Data Encryption Standard (DES) to
accelerate the exhaustive search procedure. As mentioned,
by the emergence of high-performance, affordable general
purpose GPUs, the bitslicing technique has been success-
fully employed by many works such as [42], [20], and
[5] as a software solution for high-throughput demand-
ing cryptographic applications on GPUs. This bitslicing-
based implementation, leveraged by the column-major
data representation, reaches an unprecedented throughput
of Terabits per second (Tbps) both in encryption and
decryption.
Here, before getting into the details of the bitsliced
implementation of the proposed PRNG via MICKEY 2.0,
we discuss the data representation scheme employed in our
work. The proposed representation scheme fits the parallel
architecture of the GPU and fully utilizes the available
datapath of the computational units in the deployment
hardware.
Our proposed data representation scheme, uses column-
major data representation, instead of the conventional
row-major representation. By the row-major representa-
tion, we refer to the representation used in the way that
the data is stored in common programming practices.
In our implementation, we store state bits and other
supplementary and temporary registers in the column-
major representation. By doing so, we strive to achieve
full SIMD execution of a number of 32 (in the case
of single precision calculations) bits from different data
chunks at each execution clock cycle. In the case of our
LFSR implementation, a batch of 32 bits data stored in a
single register, represents state bits from 32 uncorrelated
different parallel LFSRs having the same bit significance.
Hence,
the first step is to alter the representation to the column-
major data representation.
For a simple LFSR implementation operating in the con-
ventional row-major representation, one or more registers
are used to store the state bits of the LFSR algorithm.
Hence, in order to store the n-bit LFSR states with a
primitive polynomial (feedback polynomial) of p(x) =∑n−1
i=0 aix
i, a number of d nme registers are needed to store
LFSR state bits. For instance, for a simple 20-bit LFSR,
assuming single precision operations, a single register of
32-bit width is employed to handle the computation of
the LFSR state machine.
As thoroughly investigated in the previous section, the
shift operation is inherent to the LFSR architecture, and
in the conventional na¨ıve implementation, costly bit-level
shift and mask operations are mandatory at every single
rotation of the LFSR state machine. This would consid-
erably limit the overall performance of the RNG circuit,
since these bit-access operations should be executed at
each rotation. Moreover, in some scenarios, the register
utilization in terms of datapath width of the platform
cannot be maximized due to the unused number of bits in
the conventional row-major data representation. However,
our proposed column-major bitsliced data representation,
not only compensates for the aforementioned shortcomings
inherent to the common practice na¨ıve implementation,
but also maximizes the utilization of the processing units
in the GPU.
B. Bitslicing Approach Applications : CRC Example
As indicated, bitslicing technique could be employed
in register-based processors in many applications. In this
context, as an example, we examine the usage of column
data representation in a simple 8-bit Cyclic Redundancy
Check (CRC-8) to show the extensibility of the discussed
method. CRC are used to check the error in communica-
tion channels with wide range of applications in Wireless
Mobile Networks, Wired Ethernet, and countless other
applications. As shown in Figure 4, a simple 8-bit CRC
is constructed by shift-registers and the state value of the
CRC is changed by input stream at each cycle. Typically,
a CRC is implemented on a single register and the com-
putation is handled by simple shift and mask operation
within the register. The CRC output of a specific input
data is the final state bits stored in the register which is
used to check the correctness of the original data.
By Taking advantage the bitslice data order one can
implement the CRC-8 as shown in Figure 5. Considering
a processor with 32-bit register, this representation con-
structs a fully paralleled CRC calculation for 32 different
data streams, simultaneously without any computational
overhead. The shift and mask operation are completely
Input bit
bit 0 bit 3 bit 4 bit 5 bit 6 bit 7
Register
Fig. 4: A simple CRC-8 example. Na¨ıve implementation
removed and replaced with trivial register reference swap-
ping.
32 bits
Input Reg
Reg 0 Reg 3 Reg 4 Reg 5 Reg 6 Reg 7
32 bits
Fig. 5: A simple CRC-8 example. Na¨ıve implementaion
C. Bitsliced LFSR Implementation
Along with the fact that the costly shift and rotation
operations can be further reduced to simple register swap-
ping operations in the bitsliced data representation, here,
we investigate the underlying architecture of our proposed
bitsliced LFSR implementation on GPU which will be em-
ployed for the CPRNGs such as MICKEY 2.0 algorithm.
Moreover, we indicate the properties and advantages of our
proposed bitslicing technique accompanied by the column-
major data representation. As shown in Figure 5 and
explained earlier the LFSR conventional implementations
suffer from heavy bit-level shift and mask operations. For
fair comparison and for the sake of simplicity, consider the
na¨ıve implementation of 32 parallel LFSRs governed by
the primitive polynomial g(x) shown in Equation 2. Note
that there are at least k number of feedback paths in the
LFSR algorithm.
g(x) =
n−1⊕
i=0
aix
i; ai, x ∈ GF (2)
|A| = k (2)
A = {ai|ai 6= 0}
As is illustrated in Figure 6, each of these parallel LFSRs
are handled by a single thread which results in the exe-
cution of 32 parallel threads. Hence, to generate a total
number of M pseudo random bits, each LFSR module
should be shifted for M/32 times where a number of 32×k
bit-level XOR operations are needed.
It is worth noting to know that to use parallel LFSRs
in this manner, the shift-registeres should be carefully
initialized to eliminate any statistical correlation between
the LFSR state machines when the output is not mixed
(it is highly recommended to use non-linear mixing before
generating the bit stream). Moreover, from the cryptanaly-
sis point of view, the secure threshold for the repeat period
(not 2n − 1 in this case) of the employed parallel system
should be estimated.
Fig. 6: Number of 32 parallel LFSR modules executed in 32 threads
Considering the same scenario for pseudo-random bit
generation by the use of LFSR, in Figure 7 the bitsliced
LFSR implementation with our proposed column-major
representation is demonstrated. Compared to the previous
conventional model, to generate M bits in this proposed
methodology, the same number of M/32 LFSR shift cycles
are required. However, this procedure could be executed
by a single thread. Also, it is worth mentioning that
the 32 × k number of costly bit-wise XOR operations
(needed at each cycle) is reduced to k number of full-
width XOR operations. These operations maximize the
datapath utilization. Moreover, as shown in Figure 7, the
costly bit-level shift operations are replaced by cheaper
and more trivial register swapping operations which can
be easily done by changing the references of the registers
in the software code. Although, changing references in
code might be a burdensome task, it greatly reduces the
number of needed instructions in the code. Similarly, in
this case the registers should be safely initialized from
the perspective of cryptanalysis and the period of the
usage should be considered. Note that to maximize the
repeat period of the LFSR algorithm for PRNG, it is
recommended to choose an LFSR with a higher n value.
regn-1regn-2reg4reg3reg2reg132-bits
reg0
Circular Shift
a 0 a 1 a 2 a 3 a4 a n
-2
a n
-1
Output
Reg
32 bits
Fig. 7: The execution of a 32-bit bitsliced LFSR by a single thread
D. MICKEY 2.0 Bitsliced Implementation
For the sake of explanation, here we describe the Mick
As explained, MICKEY 2.0 stream cipher is comprised of
two 100-bit registers, namely S and R registers. By incor-
porating the bitslicing technique into the implementation
of the MICKEY 2.0 algorithm, instead of two 100-bit
registers, the data representation is altered into column-
major order and 200 registers each containing 32 bits are
employed. Note that our implementation utilizes single
precision computation which occupies 32-bit registers. By
doing so, 32 parallel Mickey stream ciphers are executed si-
multaneously. Figure 8 demonstrates the parallel bitsliced
Mickey architecture. Rregi and Sregi represent the ith
bits of the R and S registeres in the bitslicing manner,
respectively. Each of these registers stores 32 different bits
of the same significance for 32 parallel LFSRs modules.
Hence, in our implementation each GPU thread is capable
of executing 32 parallel Mickey 2.0 ciphers and 32 random
bits are generated by each thread at each clock cycle. Also,
note that here, the XOR operation is executed on two 32-
bits registers and the register-based operations are fully
utilized compared to the na¨ıve implementation.
To securely and properly initialize our bitsliced Mickey
algorithm, we employ a non-linear function to expand a
carefully selected pre-stored random number set which
generates an 80-bit Initialization Vector (IV) for each
MICKEY module (32 × 80 bits of IV for each thread).
It is worth noting that the controller bit functions are
designed in the bitsliced representation to calculate all the
32 bits of the controller bits for the feedback procedure.
This bitsliced controller is fully optimized to compute the
underlying parameters responsible for feed-back procedure
in the algorithm. Moreover, the input handler is also
executed in 32-bit width mode with no additional overhead
and is fully optimized in terms of datapath width.
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Fig. 8: 32-bit Bitsliced implementation of Mickey 2.0 stream cipher
algorithm
V. Evaluation
In this section, we will present the evaluation results
of the performance and the performance per cost metrics
achieved from the execution of our proposed CPRNG
implementations on a number of different CUDA-enabled
GPUs. In this study, six Nvidia GPUs are deliberately
selected for evaluation purposes. The employed GPUs each
have different structural characteristics such as different
single and double precision throughputs and memory
bandwidths. These features are carefully selected to rep-
resent a wide range of execution platforms. We selected
these GPU platforms because of the fact that firstly, the
range of the selected GPUs completely represents the
platforms available to a wide range of users spanning
home and enterprise users. Secondly, these GPUs give us
a fair comparison with the previously proposed methods.
Moreover, we demonstrate the randomness robustness and
reliability of the generated bits by discussing the NIST
statistical test results for our sample implementation.
A. Setup
This section elaborates on the specification of the hard-
ware platforms used for the evaluation of our proposed
method. GPU platforms GTX 480, GTX 980 Ti, and GTX
1050 Ti on systems with two Intel XEON E5 2697 V3
CPUs clocked at 2.6 GHz and 128 GB of DDR3 RAM
were used for the evaluation process. Moreover, to prove
the scalability of the proposed method Tesla V 100 and
GTX 2080 Ti GPUs are also utilized for evaluation which
are employed in a Virtual Machine environment with the
same virtually dedicated specifications. Table II shows the
specification details of the aforesaid GPU platforms in
terms of the processing power and the memory bandwidth.
TABLE II: Specification of the GPU platforms used for evaluation
GPU Single Precision
(GFlops)
Double Precision
(GFlops)
Memory Bandwidth
(GB/s)
GTX 480 1344 168 177
GTX 980 Ti 5632 176 337
GTX 1050 Ti 1981 62 112
GTX 1080 Ti 10609 332 484
Tesla V100 14028 7014 900
GTX 2080 Ti 11750 367 616
B. Performance
Figure 9 illustrates the achieved performance for our
proposed method based on three cryptosystems (AES,
Mickey, Grain). In this Figure, we have compared our
results with NVIDIA’s cuRAND library (on the same
platform) since all other previously proposed methods
have failed reach the cuRAND performance in PRNGs.
The best result obtained on GPU V100 is acquired in the
following manner of executing the implemented CUDA
kernel code with fixed parameters of thread blocks and
thread per block set to 64 and 256, respectively. The loop
size of the code is varying between 4,400 to 13,000, yielding
to a different performance throughput. The cuRand results
here are evaluated using the Mersenne Twister algorithm
as the default cuRand method for RNG. Note that the
peak AES performance is more limited compared to the
stream ciphers here. This is mainly caused by the complex
bitsliced S-box in the AES. Also, the LFSR based struc-
ture of the stream ciphers are more compatible with the
proposed bitslice technique.
Fig. 9: Comparing the performance of the proposed method on
different GPU platforms
Fig. 10: Comparison of normalized performance of the proposed
method with previous works
C. Normalized Performance Evaluation
Due to the lack of access to some of the GPU plat-
forms used in previous works that are currently outdated
platforms and to deliver a fair comparison, we follow the
method of normalizing the results of our proposed method
and related works on parameters of performance per pro-
cessing power which is shown in Figure 10. However, as
already indicated the most important available library to
compare, is the cuRAND which has been considered in our
evaluation.
D. Statistical Tests
We use the NIST SP 800-22 version sts-2.1.2 for test-
ing the statistical and cryptographical properties of our
generated random sequences in the Mickey algorithm.
Bitstreams generated by our implementation successfully
pass all statistical tests. As recommended by the NIST
tests, the items are executed using 1,000 instances of 1Mb
of random bits generated by our solution. Note that the
significant value here is considered to be α = 0.01, and the
results of P − V alue verify the randomness of the input
bitstream.
VI. Discussion & Conclusion
In this work, we propose a high-throughput full parallel
cryptographically secure pseudo-random number genera-
TABLE III: Evaluation results of NIST statistical suite. The results
are the average of 1,000 samples of 1,000,000 bit streams of random
numbers generated by the proposed method.
Test P-value Proportion Result
Frequency 0.251741 0.9982 Success
BlockFrequency 0.350485 0.9947 Success
CumulativeSums 0.4766135 0.9751 Success
Runs 0.534146 0.9781 Success
LongestRun 0.350485 0.9562 Success
Rank 0.213309 0.9950 Success
FFT 0.534146 0.9971 Success
NonOverlappingTemplate 0.4821360 0.9885 Success
OverlappingTemplate 0.739918 0.9912 Success
ApproximateEntropy 0.350485 0.9721 Success
Serial 0.7227795 0.99982 Success
LinearComplexity 0.739918 0.9840 Success
tor using the bitslicing technique. In this technique, the
data from the conventional row-major representation is
altered into column-major representation for the purpose
of full utilization of the computation datapath of the em-
ployed device. Using the bitslicing technique on the LFSR-
based cryptographically secure MICKEY 2.0 stream ci-
pher along with other crypto-systems are implemented.
This allows of high-performance random number genera-
tion by the elimination of the shift and mask operations.
Various supplementary techniques such as utilization of
shared memory and coalesced memory accesses are also
employed to further increase the performance. One of
the main concerns of employing GPUs for generation of
random numbers is delay, which compared to the simi-
lar computational methods including ASIC, FPGA, and
physical methods such as optics may be considered as
the major drawback of these relatively general purpose
computational platforms. The proposed method can prove
tremendous advantageous when employed on applications
where slight delay is not a matter of great concern and
the performance and the cost efficiency of the solution
are considered. Our proposed methodology achieves the
outstanding throughput of 2.90 Tb/s on Nvidia V 100,
outperforming the Nvidia’s proprietary cuRAND library
while striking a notable balance in criteria of performance
per cost.
References
[1] S. Rahmani, A. Ahmadzadeh, O. Hajihassani,
S. Mirhosseini, and S. Gorgin, “An efficient multi-core
and many-core implementation of k-means cluster-
ing,” in ACM-IEEE International Conference on For-
mal Methods and Models for System Design (MEM-
OCODE), 2016, pp. 128–131.
[2] A. Gulli and S. Pal, Deep Learning with Keras. Packt
Publishing Ltd, 2017.
[3] A. Eklund, P. Dufort, D. Forsberg, and S. M. La-
Conte, “Medical image processing on the gpu–past,
present and future,” Medical image analysis, vol. 17,
no. 8, pp. 1073–1094, 2013.
[4] R. Szerwinski and T. Gu¨neysu, “Exploiting the power
of gpus for asymmetric cryptography,” in Interna-
tional Workshop on Cryptographic hardware and em-
bedded systems. Springer, 2008, pp. 79–99.
[5] A. Ahmadzadeh, O. Hajihassani, and S. Gorgin, “A
high-performance and energy-efficient exhaustive key
search approach via gpu on des-like cryptosystems,”
The Journal of Supercomputing, vol. 74, no. 1, pp.
160–182, 2018.
[6] R. Hojabr, K. Givaki, S. R. Tayaranian, P. Esfa-
hanian, A. Khonsari, D. Rahmati, and M. H. Na-
jafi, “Skippynn: An embedded stochastic-computing
accelerator for convolutional neural networks,” in
Proceedings of the 56th Annual Design Automation
Conference 2017, ser. DAC ’19. ACM, 2019.
[7] K. Binder, D. Heermann, L. Roelofs, A. J. Mallinck-
rodt, and S. McKay, “Monte carlo simulation in sta-
tistical physics,” Computers in Physics, vol. 7, no. 2,
pp. 156–157, 1993.
[8] R. Ahlswede and I. Csisza´r, “Common randomness in
information theory and cryptography. part i: secret
sharing,” IEEE Transactions on Information Theory,
vol. 39, no. 4, 1993.
[9] E. Biham, “A fast new des implementation in soft-
ware,” in International Workshop on Fast Software
Encryption. Springer, 1997, pp. 260–272.
[10] B. Jun and P. Kocher, “The intel random number
generator,” Cryptography Research Inc. white paper,
vol. 27, pp. 1–8, 1999.
[11] I. Cicek, A. E. Pusane, and G. Dundar, “A novel
design method for discrete time chaos based true
random number generators,” INTEGRATION, the
VLSI journal, vol. 47, no. 1, pp. 38–47, 2014.
[12] I. Kanter, Y. Aviad, I. Reidler, E. Cohen, and
M. Rosenbluh, “An optical ultrafast random bit gen-
erator,” Nature Photonics, vol. 4, no. 1, p. 58, 2010.
[13] J. von Neumann, “Various techniques used in con-
nection with random digits,” John von Neumann,
Collected Works, vol. 5, pp. 768–770, 1963.
[14] P. Koopman, “32-bit cyclic redundancy codes for
internet applications,” in Proceedings International
Conference on Dependable Systems and Networks.
IEEE, 2002, pp. 459–468.
[15] S. Babbage, C. Canniere, A. Canteaut, C. Cid,
H. Gilbert, T. Johansson, M. Parker, B. Preneel,
V. Rijmen, and M. Robshaw, “The estream portfo-
lio,” eSTREAM, ECRYPT Stream Cipher Project, pp.
1–6, 2008.
[16] S. Babbage and M. Dodd, “The stream cipher mickey
2.0,” ECRYPT Stream Cipher, 2006.
[17] B. Gierlichs, L. Batina, C. Clavier, T. Eisenbarth,
A. Gouget, H. Handschuh, T. Kasper, K. Lemke-
Rust, S. Mangard, A. Moradi et al., “Susceptibility
of estream candidates towards side channel analysis,”
2008.
[18] A. Rukhin, J. Soto, J. Nechvatal, M. Smid, and
E. Barker, “A statistical test suite for random and
pseudorandom number generators for cryptographic
applications,” Booz-Allen and Hamilton Inc Mclean
Va, Tech. Rep., 2001.
[19] V. Rijmen and J. Daemen, “Advanced encryption
standard,” Proceedings of Federal Information Pro-
cessing Standards Publications, National Institute of
Standards and Technology, pp. 19–22, 2001.
[20] O. Hajihassani, S. Khalaj Monfared, S. H. Khasteh,
and S. Gorgin, “Fast aes implementation: A high-
throughput bitsliced approach,” IEEE Transactions
on Parallel and Distributed Systems, pp. 1–1, 2019.
[21] M. Hell, T. Johansson, and W. Meier, “Grain:
a stream cipher for constrained environments,”
IJWMC, vol. 2, no. 1, pp. 86–93, 2007.
[22] P. L’Ecuyer, “Random numbers for simulation,”
Communications of the ACM, vol. 33, no. 10, pp. 85–
97, 1990.
[23] M. Mascagni and A. Srinivasan, “Algorithm 806:
Sprng: A scalable library for pseudorandom num-
ber generation,” ACM Transactions on Mathematical
Software (TOMS), vol. 26, no. 3, pp. 436–461, 2000.
[24] M. Mascagni, “Sprng: A scalable library for pseu-
dorandom number generation,” in Recent Advances
in Numerical Methods and Applications II. World
Scientific, 1999, pp. 284–295.
[25] M. Sussman, W. Crutchfield, and M. Papakipos,
“Pseudorandom number generation on the
gpu,” in Proceedings of the 21st ACM
SIGGRAPH/EUROGRAPHICS symposium on
Graphics hardware. ACM, 2006, pp. 87–94.
[26] C. Gong, J. Liu, L. Chi, Q. Hu, L. Deng, and Z. Gong,
“Accelerating pseudo-random number generator for
mcnp on gpu,” in AIP Conference Proceedings, vol.
1281, no. 1. AIP, 2010, pp. 1335–1337.
[27] NVIDIA Corporation. The nvidia cuda random
number generation library (curand). [Online].
Available: https://developer.nvidia.com/curand
[28] N. Nandapalan, R. P. Brent, L. M. Murray, and A. P.
Rendell, “High-performance pseudo-random number
generation on graphics processing units,” in Interna-
tional Conference on Parallel Processing and Applied
Mathematics. Springer, 2011, pp. 609–618.
[29] J. S. Teh, A. Samsudin, M. Al-Mazrooie, and
A. Akhavan, “Gpus and chaos: a new true random
number generator,” Nonlinear Dynamics, vol. 82,
no. 4, pp. 1913–1922, 2015.
[30] M. A. S. AL-khatib and A. H. Lone, “Acoustic
lightweight pseudo random number generator based
on cryptographically secure lfsr,” International Jour-
nal of Computer Network and Information Security,
vol. 11, no. 2, p. 38, 2018.
[31] P. Li, Y. Guo, Y. Guo, Y. Fan, X. Guo, X. Liu, K. Li,
K. A. Shore, Y. Wang, and A. Wang, “Ultrafast fully
photonic random bit generator,” Journal of Lightwave
Technology, vol. 36, no. 12, pp. 2531–2540, 2018.
[32] P. L’Ecuyer and R. Simard, “Testu01: Ac library
for empirical testing of random number genera-
tors,” ACM Transactions on Mathematical Software
(TOMS), vol. 33, no. 4, p. 22, 2007.
[33] Y. Liu, Q. Zhao, M.-H. Li, J.-Y. Guan, Y. Zhang,
B. Bai, W. Zhang, W.-Z. Liu, C. Wu, X. Yuan
et al., “Device-independent quantum random-number
generation,” Nature, vol. 562, no. 7728, p. 548, 2018.
[34] H. Xu, N. Massari, L. Gasparini, A. Meneghetti, and
A. Tomasi, “A spad-based random number generator
pixel based on the arrival time of photons,” Integra-
tion, vol. 64, pp. 22–28, 2019.
[35] D. B. Thomas, L. Howes, and W. Luk, “A comparison
of cpus, gpus, fpgas, and massively parallel processor
arrays for random number generation,” in Proceed-
ings of the ACM/SIGDA international symposium on
Field programmable gate arrays. ACM, 2009, pp.
63–72.
[36] G. D. P. Stanchieri, A. De Marcellis, E. Palange,
and M. Faccio, “A true random number generator
architecture based on a reduced number of fpga prim-
itives,” AEU-International Journal of Electronics and
Communications, 2019.
[37] M. Matsumoto and T. Nishimura, “Mersenne twister:
a 623-dimensionally equidistributed uniform pseudo-
random number generator,” ACM Transactions on
Modeling and Computer Simulation (TOMACS),
vol. 8, no. 1, pp. 3–30, 1998.
[38] W. B. Langdon, “A fast high quality pseudo random
number generator for graphics processing units,” in
2008 IEEE Congress on Evolutionary Computation
(IEEE World Congress on Computational Intelli-
gence). IEEE, 2008, pp. 459–465.
[39] W.-M. Pang, T.-T. Wong, and P.-A. Heng, “Gen-
erating massive high-quality random numbers using
gpu,” in 2008 IEEE Congress on Evolutionary Com-
putation (IEEE World Congress on Computational
Intelligence). IEEE, 2008, pp. 841–847.
[40] W. B. Langdon, “A fast high quality pseudo random
number generator for nvidia cuda,” in Proceedings
of the 11th Annual Conference Companion on Ge-
netic and Evolutionary Computation Conference: Late
Breaking Papers. ACM, 2009, pp. 2511–2514.
[41] S. Gao and G. D. Peterson, “Gasprng: Gpu acceler-
ated scalable parallel random number generator li-
brary,” Computer Physics Communications, vol. 184,
no. 4, pp. 1241–1249, 2013.
[42] N. Nishikawa, H. Amano, and K. Iwai, “Implementa-
tion of bitsliced aes encryption on cuda-enabled gpu,”
in Network and System Security, Z. Yan, R. Molva,
W. Mazurczyk, and R. Kantola, Eds. Cham:
Springer International Publishing, 2017, pp. 273–287.
